<?xml version="1.0" encoding="utf-8"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:wfw="http://wellformedweb.org/CommentAPI/"><channel><title>RANDOMBLOGS</title><description></description><link>https://devblogy.k47.cz/random/tag/blogger-3888382143307542639.html</link><atom:link rel="self" type="application/rss+xml" href="https://devblogy.k47.cz/random/tag/blogger-3888382143307542639.xml"/>
<item><title>Observing interrupts from userland on x86</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2018/01/observing-interrupts-from-userland-on-x86.html</guid><pubDate>Mon, 8 Jan 2018 21:39:09 +0100</pubDate><category>blogger-3888382143307542639</category></item>
<item><title>PassMark received offer to not release rowhammer test</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2015/10/passmark-received-offer-to-not-release-rowhammer-test.html</guid><pubDate>Tue, 20 Oct 2015 21:36:24 +0200</pubDate><category>blogger-3888382143307542639</category></item>
<item><title>Passing FDs/handles between processes on Unix and Windows -- a comparison</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2015/05/passing-fds-handles-between-processes.html</guid><pubDate>Sat, 4 Jul 2015 02:59:05 +0200</pubDate><category>blogger-3888382143307542639</category></item>
<item><title>Can cached memory accesses do double-sided row hammering?</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2015/05/can-cached-memory-accesses-do-double.html</guid><pubDate>Tue, 12 May 2015 00:35:17 +0200</pubDate><category>blogger-3888382143307542639</category></item>
<item><title>How physical addresses map to rows and banks in DRAM</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2015/05/how-physical-addresses-map-to-rows-and-banks.html</guid><pubDate>Tue, 5 May 2015 00:57:50 +0200</pubDate><category>blogger-3888382143307542639</category></item>
<item><title>L3 cache mapping on Sandy Bridge CPUs</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2015/04/l3-cache-mapping-on-sandy-bridge-cpus.html</guid><pubDate>Mon, 4 May 2015 23:42:43 +0200</pubDate><category>blogger-3888382143307542639</category></item>
<item><title>The DRAM rowhammer bug is exploitable</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2015/03/dram-rowhammer-bug-is-exploitable.html</guid><pubDate>Tue, 10 Mar 2015 22:53:14 +0100</pubDate><category>blogger-3888382143307542639</category></item>
<item><title>Conditionalising C/C++ code: "#ifdef FOO" vs. "#if FOO"</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2015/01/conditionalising-c-ifdef-vs-if.html</guid><pubDate>Wed, 21 Jan 2015 21:14:24 +0100</pubDate><category>blogger-3888382143307542639</category></item>
<item><title>Implementing fork() on the Mill CPU</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2014/07/implementing-fork-on-mill-cpu.html</guid><pubDate>Wed, 23 Jul 2014 19:28:35 +0200</pubDate><category>blogger-3888382143307542639</category></item>
<item><title>How to do history-sensitive merges in Git</title><guid isPermaLink="true">https://lackingrhoticity.blogspot.com/2014/03/how-to-do-history-sensitive-merges-in-git.html</guid><pubDate>Wed, 26 Mar 2014 18:17:18 +0100</pubDate><category>blogger-3888382143307542639</category></item>
</channel></rss>